





IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Xavier Vera et al.

Title:

Filed:

CLUSTERED VARIATIONS-AWARE ARCHITECTURE

Docket No.:

P22414

December 22, 2005

Examiner:

Unknown

Serial No.: 10/562,189

Due Date: N/A

Group Art Unit: Unknown

MS Amendment

Commissioner for Patents

P.O. Box 1450

Alexandria, VA 22313-1450

We are transmitting herewith the following attached items (as indicated with an "X"):

A return postcard and this transmittal document (1 pg.).

A Supplemental Information Disclosure Statement (2 pgs.), Form 1449 (1 pg.), and copies of 6 cited $\underline{\mathbf{X}}$ documents.

/Ramin Aghevli/ Ramin Aghevli Reg. No. 43,462 **Customer Number: 50890**

CERTIFICATE UNDER 37 CFR 1.10: The undersigned hereby certifies that this correspondence is being deposited with the United States Postal Service with sufficient postage as Express Mail, in an envelope addressed to: MS Amendment, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on this day of May, 2007. Express Mail No: EV 945079141 US





IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Xavier Vera et al. Examiner:

Unknown

Serial No.:

10/562,189

Group Art Unit:

Unknown

Filed:

December 22, 2005

Docket:

P22414

Title:

CLUSTERED VARIATIONS-AWARE ARCHITECTURE

SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT

MS Amendment

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

In compliance with the duty imposed by 37 C.F.R. § 1.56, and in accordance with 37 C.F.R. §§ 1.97 et. seq., the referenced materials are brought to the attention of the Examiner for consideration in connection with the above-identified patent application. Applicants respectfully request that this Supplemental Information Disclosure Statement be entered and the documents listed on the attached Form 1449 be considered by the Examiner and made of record. Pursuant to the provisions of MPEP 609, Applicants request that a copy of the 1449 form, initialed as being considered by the Examiner, be returned to the Applicants with the next official communication.

Pursuant to 37 C.F.R. §1.97(b), it is believed that no fee or statement is required with the Supplemental Information Disclosure Statement. However, if an Office Action on the merits has been mailed, the Commissioner is hereby authorized to charge the required fees to Deposit Account No. 503133 in order to have this Supplemental Information Disclosure Statement considered. The Examiner is invited to contact the Applicants' Representative at the below-listed telephone number if there are any questions regarding this communication.

Pursuant to 37 C.F.R. 1.98(a)(2), Applicant believes that copies of cited U.S. Patents and Published Applications are no longer required to be provided to the Office. Notification of this change was provided in the United States Patent and Trademark Office OG Notices dated October 12, 2004. Thus, Applicant has not included copies of any US Patents or Published Applications cited with this submission. Should the Office require copies to be provided,

Applicant respectfully requests that notice of such requirement be directed to Applicant's below-signed representative. Applicant acknowledges the requirement to submit copies of foreign patent documents and non-patent literature in accordance with 37 C.F.R. 1.98(a)(2).

	Respectfully submitted,
	XAVIER VERA ET AL.
	By their Representatives,
	Customer Number: 50890
•	Telephone Number: 720-840-6740
Date	/Ramin Aghevli/
	Ramin Aghevli

CERTIFICATE UNDER 37 CFR 1.10: The undersigned hereby certifies that this correspondence is being deposited with the United States Postal Service with sufficient postage as Express Mail, in an envelope addressed to: MS Amendment Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on this day of May, 2007. Express Mail No: EV 945079141 US

Reg. No. 43,462

Kathryn McCouk

Cathyn McCwk

PTO/SB/08a(07-05)
Approved for use through 7/31/2006. OMB 0651-0031
US Patent & Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number. Substitute for form 1449A/PTO INFORMATION DISCLOSURE Complete if Known STATEMENT BY APPLICANT **Application Number** 10/562,189 December 22, 2005 **Filing Date** Vera, Xavier **First Named Inventor** Unknown **Art Unit Examiner Name** Unknown sheets as necessary) Attorney Docket No: P22414 of Sheet

US PATENT DOCUMENTS							
Examiner Initial *	Cite No	USP Document Number	Publication Date	Name of Patentee or Applicant of cited Document	Filing Date if Appropriate		
		US-20040104740A1	06/03/2004	Burns, L. et al.	05/19/2003		
		US-6518782	02/11/2003	Turner, J. E.	08/29/2000		
		US-6809538	10/26/2004	Borkar, S. Y.	10/31/2001		
***		US-6842714	01/11/2005	Acar, E. et al.	08/22/2003		

FOREIGN PATENT DOCUMENTS					
Examiner Initials*	Cite No	Foreign Document No	Publication Date	Name of Patentee or Applicant of cited Document	T²

	OTHE	R DOCUMENTS NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No 1	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T²
		International search report for application no. PCT/ES 2006/070093 dated 01/26/2007,	
		DONALD, JAMES, et al., "ADJUSTING LEAKAGE POWER OF CACHES", (Intel Ref: P23175) Filed February 24, 2006 assigned U.S. Serial Application No. 11/361,767.,	
		ERNST, et al., "Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation", Proceedings of the 36th Annual IEEE/ACM International Symposium on Microarchitecture, (Dec., 3-5, 2003), 7-18	
		JUANG, PHILO, "Implementing Decay Techniques using 4T Quasi-Static Memory Cells", 4 pages	
		KAXIRAS, STEFANOS, "Cache Decay: Exploiting Generational Behavior to Reduce Cache Leakage Power", 12 pages	
		LU, ZHIJIAN, "Reducing Multimedia Decode Power using Feedback Control", 8 pages	
		UNSAL, et al., "Impact of Parameter Variations on Circuits and Microarchitecture", IEEE Micro, vol. 26(6), (NovDec. 2006), 30-39	

DATE CONSIDERED EXAMINER